

**Notice of References Cited**

Application/Control No.

09/332,726

Applicant(s)/Patent Under  
Reexamination  
BEDROSIAN, PAUL STEPHAN

Examiner

Jasper Kwoh

Art Unit

2663

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,111,878	08-2000	Powell, William E.	370/395.62
	B	US-5,757,871	05-1998	Furukawa et al.	375/372
	C	US-5,640,388	06-1997	Woodhead et al.	370/468
	D	US-5,638,379	06-1997	Narasimha et al.	714/707
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	A multi-FPGA prototype of a DS1/HDSL synchronizer and desynchronizer prior to ASIC fabrication □□ Kelly, D.; Hartmann, Q.; Gude, W.; ASIC Conference and Exhibit, 1993. Proceedings., Sixth Annual IEEE International , 27 Sep-1 Oct 1993, Page(s): 332 -335
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.